Abstract-Sleep transistors are effective to reduce leakage power during standby modes. The cluster-based design was proposed to save sleep transistor area by clustering gates to minimize the simultaneous switching current per cluster and inserting a sleep transistor per cluster. In this paper, we propose a novel distributed sleep transistor network (DSTN), and show that DSTN is intrinsically better than the cluster-based design in terms of the sleep transistor area and circuit performance. We reveal properties of optimal DSTN designs, and then develop an efficient algorithm for gate level DSTN synthesis. The algorithm obtains DSTN designs with up to 70.7% sleep transistor area reduction compared to cluster-based designs. Furthermore, we present custom layout designs to verify the area reduction by DSTN.
I. INTRODUCTION
L OWERING supply voltage is effective for power reduction because of the quadratic relationship between supply voltage and dynamic power consumption. To compensate the performance loss due to a lower supply voltage, transistor threshold voltage has to be decreased as well, which causes exponential increase in the subthreshold leakage current [1] . To reduce leakage power, multithreshold CMOS (MTCMOS, see Fig. 1 ) has been proposed with low blocks connected to ground through high transistors named as sleep transistors [1] - [4] . The sleep transistor is turned on when the circuit is in the computational mode, and is turned off to cutoff the power supply in the standby mode for significant power reduction.
As shown in Fig. 1(b) , a chip is composed of blocks, such as ALU, control units and functional units. The gates of blocks are connected to power supply through sleep transistors. These sleep transistors are controlled by control signals generated by a power management processor (PMP) [3] or distributed control logics. We denote the gates sharing the same control signal as a module in this paper, and devote our efforts to studying the design of the sleep transistors for a module.
Existing work can be traced back to [3] , in which the size of the sleep transistor is manually decided and is about 3% of the cell area. The concept of automatically sizing sleep transistors is introduced in [5] , where the current exclusive discharging patterns are taken into account to reduce the transistor size. As argued by Anis in [6] , the centralized sleep transistor design in [3] , [5] suffers from large interconnect resistances between distant blocks. Such resistance has to be compensated by extra large sleep transistor area. They proposed a cluster-based design structure, where each cluster, consisting of several gates, is accommodated by a sleep transistor separately. The size of the sleep transistor is determined by the current of the cluster. To reduce the size of sleep transistor, they have also proposed two clustering algorithms based on bin-packing and set-partitioning techniques, respectively. Both clustering techniques minimize the simultaneous switching current of clusters.
In this paper, we propose a novel distributed sleep transistor network (DSTN) with inherent advantages in area and performance compared to the cluster-based design. We discuss background knowledge in Section II, introduce the concept of DSTN in Section III, and propose a gate-level DSTN synthesis methodology in Section IV. We present experiments of gate-level synthesis and custom layout design in Section V and conclude in Section VI.
II. BACKGROUND
A module is composed of clusters, which contains a number of gates. We denote the cluster-based sleep transistor design with a sleep transistor per cluster as CBSD, and use the term of module-base sleep transistor design to refer to the design style where large centralized sleep transistors are used for the entire module as in [3] and [5] . We also use block as a general term for both module and cluster.
When sleep transistors are absent, the propagation delay for a CMOS gate can be approximated by (1) where is the load capacitance, is the threshold voltage in the low module, and is the velocity saturation index for modeling short channel effects [7] . When the sleep transistor is present and the source drain voltage drop is , the gate propagation delay increases to (2) To measure the increase in propagation delay, performance loss (PL) is defined as in [6] (3)
According to the analysis in [6] , for , we have
where is the switching current in the low module, is the threshold voltage of the sleep transistor and is higher than in the low module (we assume mV and mV in this paper), and is the channel resistance of the sleep transistor in the linear operation region.
Note that is regarded as the area of the sleep transistor in this paper because transistors are implemented with minimum length in conventional designs. Moreover, the PL for blocks is assumed to be the same. In fact, certain blocks not in critical paths can tolerate a larger PL but not affect the overall PL of the circuit. How to leverage such property is our future work. Furthermore, to guarantee that the PL constraint holds for all possible input vectors, the maximum simultaneous switching current should be used as in (6) . Note that Maximum simultaneous switching current (MSSC) is the worst-case current generated by circuits [8] . It is also called maximum envelope current or maximum instantaneous current in the literature [9] , [10] .
Ignoring the resistance on the virtual ground due to the interconnects between sleep transistors and low-gates (see Fig. 1 ), the total sleep transistor area of the module-based design and CBSD can be approximated as (7) (8) respectively, where is the MSSC of a module, is the MSSC of a cluster, and is the sum of for all clusters. According to (7) and (8), the area of the module based design is smaller than that of CBSD because theoretically (9) is actually much smaller than when the cluster size is much smaller than module size. For example, if we consider an extreme case in which every cluster contains only one gate, is the sum of the peak current for all gates, and is the sum of peak current for those gates that simultaneously switch under a same input vector. Since only a small part of gates can switch simultaneously, is much smaller than . Therefore, the module-based design has a much smaller area compared to CBSD if the resistance on the virtual ground is ignored.
Considering the resistance on the virtual ground, the modulebased design, however, leads to long virtual-ground wires and large resistance on the virtual-ground wires as pointed out in [6] . The increased resistance of virtual-ground wires has to be compensated by more area in the sleep transistor. In contrast, such overhead can be avoided by having a local sleep transistor per cluster, as in CBSD, and sleep transistor area can be further reduced by clustering the gates that do not switch simultaneously together to minimize the MSSC in the cluster. Note that the gates in a cluster should be placed adjacent to each other to minimize the length of virtual ground. On the other hand, timing-driven placement is aimed to placing gates with logic connections close to each other to minimize interconnect delay. Because gates with logic connections often have overlapped switching timing windows, there is a conflict between minimizing virtual ground length in CBSD and minimizing interconnect length in timing-driven placement.
In this paper, we will propose the DSTN design, and show that DSTN not only is compatible with timing-driven placement, but also has a reduced area for both sleep transistors and virtualground wires. Owing to the fact that the CBSD is better than the module-based design [6] , we compare DSTN mainly with CBSD in the rest of the paper. Fig. 2(a) is the structure of CBSD, where gates in a cluster are connected to the sleep transistor by virtual-ground wires. The spot at which sleep transistor is connected to logic gates is called tapping point. By adding more wires to form a mesh containing all virtual-ground wires, we obtain the DSTN structure in Fig. 2(b) .
III. DISTRIBUTED SLEEP TRANSISTOR NETWORK

Illustrated in
Compared to CBSD, we show that DSTN reduces sleep transistor area from two reasons. First, according to Theorem 1 to be presented in Section IV, the total sleep transistor area of DSTN is equal to (7) when the interconnect resistance between adjacent clusters is ignored. As is much smaller than the resistance of the transistors, the increase in area is very small if considering . Because the sleep transistor area of CBSD given by (8) is much larger than (7), the area of DSTN should be much smaller than that of CBSD. Second, the area reduction can also be explained by the discharging current balance phenomenon. As shown in Fig. 3 , the switching current in cluster 2 is larger than those in cluster 1 and cluster 3. When discharging current flows over sleep transistors, the voltage drop in sleep transistor 2 tends to be larger than the voltage drop in sleep transistor 1 and 3, which causes a part of the current from cluster 2 to flow to transistors 1 and 3 1 . Due to the discharging current balance phenomenon, the size of each transistor in DSTN never needs to be sized up to accommodate , which in contrast exactly determines the size of transistors in CBSD.
Inserting sleep transistors introduces routing area overhead. Assuming the sleep transistors are connected to ideal ground, the overhead for DSTN, CBSD and module-based design is compared as follows. DSTN has a similar topology for virtualground wires with module-based design, but the wire size for DSTN is found to be much smaller due to the proximity of sleep transistors. Therefore, routing overhead for DSTN is much smaller than that of module-based design. On the other hand, DSTN needs more virtual-ground wires than CBSD. For comparison, we illustrate the routing topology for DSTN and CBSD in Fig. 4 . The dotted lines are virtual-ground wires inside modules and are required by both DSTN and CBSD. Solid lines are 1 A similar discharging current balance has been discussed for P/G modeling [11] . those virtual-ground wires only needed by DSTN. As shown in Fig. 4 , these solid lines are short for compacted layout designs. When the chip has a few "isolated" compacted layout regions such as IP-blocks in system-on-chip designs, we can simply apply individual DSTN inside each IP-block without introducing extra long virtual-ground wires. So, it is fair to say that the virtual ground length of DSTN is only slightly larger than that of CBSD.
Furthermore, introducing cluster methodologies in the sleep transistor design can affect placement. A good clustering solution minimizing the is crucial to reducing sleep transistor area in CBSD. Such clustering helps DSTN as well. However, our experiments to be presented show that DSTN without minimization achieves significant sleep transistor area reduction compared to CBSD with minimization. Due to the adverse effect of MSSC minimization on timing-driven placement, we suggest not applying minimization to DSTN.
IV. GATE LEVEL DSTN SYNTHESIS
Under the DSTN design methodology, it is critical to size each sleep transistor properly to reduce the total transistor area while satisfying the given PL constraint. In this section, we first discuss the modeling of DSTN and then formulate and solve the DSTN sizing problem.
A. Modeling of DSTN
We model DSTN as a resistance network shown in Fig. 5 with resistance for sleep transistors and for virtual-ground wires. Note that is necessary to accurately model the phenomenon of discharge current balance. Estimating accurately, however, requires detailed layout information. Because the layout information is unavailable in the gate-level, we estimate approximately and assume that is uniform for the virtual ground wires between adjacent clusters. Specifically, we assume that the wire resistance is 0.05 m, and the length of virtual-ground wires is 200 m, i.e.,
. Given the assumption that each cluster has about six gates (decided by the typical sleep transistor size in Section 4.2), 200 m is a conservative wire length for the virtual-ground between adjacent clusters.
How to model the current generated by clusters is critical to the DSTN sizing problem. Conventionally, the current can be modeled as either time-invariant [14] or time-variant variable [15] . When it is modeled as time-invariant variable, the maximum simultaneous switching current, i.e., should be used for sleep transistor sizing to guarantee that the voltage drop constraint is never violated in the worst scenario. Time-invariant model may cause over-sizing of the sleep transistors because it ignores the interdependence between clusters and simply assume that for clusters happens simultaneously. To avoid over-sizing, the current model with consideration of time variant and interdependence are employed in this paper. The switching current of cluster is denoted as (see Fig. 5 ), showing that the current is a variable w.r.t. input vector and time . In practice, the switching current of a gate is modeled by piece-wise linear waveforms obtained through circuit simulation (See Section V). DSTN/SP is more difficult than the sizing problem in CBSD. According to (6) , the size of every sleep transistor in CBSD is solely determined by . Owing to discharging current balance in DSTN, the size of a sleep transistor in DSTN depends on the total amount current going through the directly connected cluster, the adjacent clusters, and even nonadjacent clusters.
Nevertheless, efficient sizing algorithms can be found for a general resistance network [14] - [18] , by which DSTN is modeled. Most of these algorithms are originally developed to size P/G network. However, the resistance network of DSTN distinguishes itself by special properties. Based on these properties, well-designed heuristics may lead to good solutions as well but in a more efficient fashion. In the following, we reveal these properties first and then propose our heuristic sizing algorithm. For simplicity of presentation, we call the total area of sleep transistors in DSTN as the total area of DSTN in the rest of the paper.
2) Properties: A critical observation to the resistance network of DSTN is that is much smaller than . For example, the channel resistance of the transistor in the linear-operation region is (10) We assume mV, a typical sleep transistor in DSTN has , and V in 100 nm technology. The typical resistance value for is around 218 . On the other hand, a 200 m-long virtual-ground wire has of about 10 in 100 nm technology. Therefore, it is reasonable to assume that is much larger then . Let be the total area of sleep transistors, and be the minimum area satisfying a given voltage drop constraint. We reveal the properties for DSTN sizing as follows. (17) where is the minimum area of sleep transistors when all interconnect resistors are (case 1), and is that when all these resistors are (case 2). For case 1, assuming the interconnect resistors is decreased from to , the voltages of the tapping points never increase and the performance loss constraint is therefore still satisfied. In this way, we end up with case 3 in which the interconnect resistance is and the area of sleep transistors is . However, the existence of case 3 violates the assumption that is the minimum area when the interconnect resistors are because (18) Therefore, when
we must have (20) Lemma 1: Let be the switching current of cluster at time under vector and be the maximum PL among all tapping points, we have (21) Proof: For the purpose of contradiction, we assume (22) holds for all . According to (6) (23) where and is the area and the current flowing sleep transistor , respectively. Hence According to Lemma 1, is minimized. The total area of DSTN can be roughly determined by combining Theorems 1 and 2. If , the total area of the DSTN is given by (15) . However, according to Theorem 2, the total transistor area in DSTN must be larger than the value in (15) . Nevertheless, the effective resistance increase at the tapping point is limited because is much smaller than . The increase of transistor area in DSTN is therefore limited.
Theorem 3 shows that to minimize the maximum PL, the area should be assigned to each individual sleep transistor proportionally to current of the cluster to which it is connected. However, the switching current of the clusters vary with time and input vector, and there exists no exact constant ratio between them. Nevertheless, some constant value, such as and average current, serves this purpose well because they represent the common cases. In this paper, we employ as the criteria to assign area to each individual sleep transistors in DSTN.
3) Sizing Algorithm: The sizing algorithm is described as follows. We first calculate and then calculate the total area of DSTN according to the following formula: (32) is an empirical parameter to consider the effect of . Because the effect of becomes more significant as the size of the circuit increases, we empirically employ the following formula to calculate (33) where is the number of cluster in the circuit. In addition, a bigger may be used if the value of increases. Finally, according to Theorem 3, the total DSTN area is allocated to each sleep transistor proportionally to the correspondent , i.e., (34)
C. MSSC Calculation 1)
: The estimation for maximum current through the supply lines has been well studied due to its criticality to the reliability of the power/ground network [8] , [10] , [11] , [19] - [21] . Most of these methods can be adopted to estimate the maximum current through the sleep transistors because they are primarily based on estimating . We employ Genetic algorithm (GA) based algorithm to calculate in this paper because of its high accuracy and scalable running time.
The basic idea of GA-base estimation is to find the input vector which generates maximum current in the circuit by fitting the optimization process into a GA framework. Primary input signals are coded as 00, 11, 01, and 10, respectively, which represent the four types of input signal of 0, 1, rising and falling. The codes for all primary inputs constitute a string representing an input vector. Each string is associated with a fitness value, i.e., the maximum current under the input vector. A group of strings is a generation, which transforms via the operations of selection, crossover and mutation. As the transform proceeds, the fitness value of strings becomes increasingly closer to the optimum value, and the process terminates when the fitness value gets close enough to the optimum value.
The scheme for evolution options and termination criteria depends on the application context, and is critical to the quality of the result. We use the schemes from [10] . The current model used in our work will be discussed in the Appendix.
2) : GA based algorithm can be applied to calculate as well, i.e., for each cluster, a GA process is performed to find an input vector that generates the maximum current for a given cluster. However, it is time-consuming when the number of clusters is big for a large circuit. We will present an efficient method to estimate an upper bound of in the Appendix. Nevertheless the proposed DSTN sizing algorithm works with any MSSC estimation method.
D. Comparison Base
We employ CBSD as the comparison base in the experiment. According to (8) , the total area of sleep transistors for CBSD is proportional to . However, strongly depends on how to group gates together to form clusters. Clustering algorithms with and without placement constraints for reducing have been proposed in [6] . In general, the sleep transistor area without considering placement constraint is smaller than the area considering placement constraint. For strict comparison, we compare DSTN with CBSD without considering placement constraints. The problem is formulated as follows.
Formulation 2: CBSD without placement constraints : Given a module and cluster size, group gates into clusters such that is minimized and the total area of sleep transistors is minimized.
To reach the maximum potential of sleep transistor area reduction, we apply simulated annealing (SA) to tackle the problem. In SA, each cluster is associated with a cost of and total cost is . SA starts with a random clustering. In each move, two gates are randomly picked from two arbitrary clusters and exchanged. We start SA with temperature of 100 and terminate at 0.1. Temperature decreases rate is 0.9. The number of moves at a particular temperature is of the number of clusters.
V. EXPERIMENT RESULTS AND DISCUSSIONS
A. Gate Level Synthesis
All proposed algorithms have been implemented inside SIS [22] environment. We use ISCAS benchmark circuits and report experiment results in Table I . A gate-level simulator has also been implemented to calculate voltages and current waveforms. Parameters needed to simulate a circuit, such as gate delay, loading capacitance, and switching current, are all extracted from SPICE simulations and built into tables. Simulation results from our simulator are within 20% difference from SPICE simulations, but it is much faster than the SPICE simulation. This simulator was used to verify the gate level synthesis in this section.
We first compare the area (i.e., transistor width) used by DSTN and . We measure area by the total channel width of sleep transistors. One can see that DSTN uses significantly smaller area than does. On average, the area reduction is 49.8%. Because we do not consider the delay constraint during placement for , we obtain a lower bound of in a timing-driven placement and a lower bound of the sleep transistor area in CBSD. Therefore, the area reduction by DSTN would be larger compared to CBSD if considering practical placement constraints.
We then compare performance loss. We have applied extensive random simulations to verify the quality for both sizing schemes. Because we consider only combinational circuits in the experiment, we apply random input with length of 10 000 clock cycles for each circuit to obtain the maximum PL (in TABLE I   AREA AND MPL FOR DSTN AND CBSD=P ( CIRCUIT GATE NUMBER AFTER MAPPING IN SIS) short, MPL). The performance loss for DSTN under simulations is computed as follows. For each clock, we first divide the clock cycle into ten segments. Because the P/G wire resistance is much smaller than the channel resistance of transistors, we assume that the performance loss is maximized at the same time as the maximum current happens within each segment. The purpose of dividing the switching window into ten segments is to obtain a solution close enough to the exact one. 2 PL for one clock cycle is the maximum one among all ten segments. Note that we compute performance loss by solving DSTN resistance network with a sparse linear equation solver integrated with SIS. The transistor channel resistance is computed by (10) , and resistance for virtual-ground wires is 10 . MPL is the maximum performance loss among all 10 000 cycles. The same random simulations have been applied to calculate MPL in , where PL is calculated via (6) . Under a particular simulation, maximum current of each cluster is found and this current is used to compute the performance loss of the cluster. The performance of the circuit is the maximum one among all clusters and MPL is the maximum performance loss among all 10 000 simulations.
As shown in Table I , MPL of DSTN satisfies the design constraint of 5% for all circuits and it is much smaller than that of . The performance loss violation of 5% in mainly comes from the underestimation of maximum current for clusters.
B. Custom Layout Design
The exact evaluation of most parameters, such as PL and transistor area, can only be obtained after a layout design. Therefore, we implement and compare three layout designs, sleep transistor free (ST-free) design, CBSD and DSTN, for a 4-bit carry-lookahead (CLA) adder.
The three layout designs are implemented as follows. First, a ST-free layout, consisting of four sum modules and one CLA module but without sleep transistors is implemented. Then, a CBSD layout is implemented by partitioning each module into 2-3 clusters and accommodating each cluster by one sleep transistor. Sleep transistor sizes are determined by SPICE simulations to keep PL below 5%. Finally, we implement a DSTN design by accommodating the entire CLA adder via six distributed sleep transistors. All these sleep transistors are connected together and have the same size 3 . As in CBSD, sizes of the sleep transistors in DSTN are determined by SPICE simulations to make PL below 5%.
As shown in Table II , compared to the ST-free design, both CBSD and DSTN achieve significant leakage current reduction but DSTN is approximately five times better than CBSD, which is mainly because the area in DSTN is several times smaller. Also, both CBSD and DSTN increase the critical path delay but DSTN has a much smaller delay than CBSD. These comparisons are consistent with previous theoretical analysis and experiment results.
VI. CONCLUSION AND FUTURE WORK
Sleep transistors are effective to reduce leakage power during standby modes. We have proposed a novel distributed sleep transistor network (DSTN), and have convincingly illustrated that DSTN has reduced area, less supply voltage drop, and no conflict with timing-driven placement when compared to existing module-based and cluster-based sleep transistor structures. We have revealed several properties of the optimal solution to the DSTN sizing problem, and have proposed an effective and efficient DSTN sizing algorithm based on these properties. Based on the experimental comparison with a rigorous cluster-based design, DSTN assuming conservative virtual-ground wires achieves on average 49.8% sleep transistor area reduction and leads to less performance loss. DSTN with these advantages can be used to implement power gating for reducing leakage power. An example of the system-level power gating scheduling has been discussed in [23] .
The performance loss of logic gates is directly related to the ground bounce in DSTN, which is equivalent to the reduction of noise margin of logic gates. The level should be high enough to compensate such ground bounce and noise margin reduction. Ground bounce with presence of sleep transistors has been studies in [12] , [13] and the principles can be extended to DSTN.
Sleep transistors can be viewed as a natural part of the power/ground network. We assume that the power/ground network (both global and virtual) is given a priori in this study. Our ongoing study has investigated the codesign of DSTN and power-ground network [24] .
APPENDIX
In this Appendix, an efficient simulation-based algorithm to compute is presented along with the experiment results to demonstrate the quality of the algorithm. Note that our sizing algorithm presented in Section IV can apply any current calculation algorithm.
A. Algorithm for Computing 1) Motivation:
Applying GA to each cluster for obtaining has a high cost because GA requires a large number of simulations and the number of clusters increases with the size of a circuit. In this paper, we present a simulation-based method, which first simulates the circuit under a small number of random input vectors and then estimates for all clusters based on these simulations only. We denote a current waveform of these simulations as and the set of these waveforms as . Based on the maximum current among all , we propose to estimate accurately by exploiting the correlation of switching between gates.
The correlation of switching between gates are commonly observed in a circuit. For example, the output of an inverter must switch if the input switches 4 . To illustrate the idea of exploiting the correlation of switching between gates, we present the following example. Let cluster contains eight gates of . Assume at time under a particular input vector , and switch. These four switching gates build up six pairs:
. A nonswitching gate, say , is said to be correlated to switch with the pair of if we can find some waveform in which , and all switch. If a nonswitching gate is correlated to switches of all these six pairs it is artificially set to switch.
In essence, this heuristic is based on the following approximation:
where symbol stands for simultaneous switching. The value of is 1 if happens to switch simultaneously with all gates in . Otherwise it is 0. Similarly is 1 if and only if switch simultaneously with and . In above example,
. To obtain the value of , we 4 We say a gate switches if its output switches. find out first and then multiply them together. Note that means that switch simultaneously with all gates in . Therefore, is artificially set to 1 if are all 1. It can be imaged that we can employ the approximation of (36) to improve the accuracy. Because it increases the computation cost significantly we employ (35) in this paper.
2) Details of the Algorithm: The heuristic proposed in Section A.1 is employed to estimate maximum current at a fixed time . In order to estimate the maximum current for all time, we choose a few time and take the maximum value among them. Specifically, for each simulation , we first find the time at which current reaches the peak value. Then, we sort all these time points by the associated peak current in a decent order and estimate maximum current by the proposed heuristic in Section A-1 for the first ten time points. The maximum current is the largest one among them. In the rest part of this section, we discuss the details of the algorithm to estimate maximum current at a particular time , i.e., . We employ a matrix, denoted as switching matrix , to represent the profile of switching activity for at a particular time . As shown in Fig. 6 , the columns of stands for gates in the cluster and the row of stands for the input vectors.
To compute , we take advantage of correlation of switching between gates to artificially set some nonswitching gates to switch. It is accomplished by modifying according to the algorithm in Fig. 7 
where max returns the maximum value in a vector and . . .
Note that is the switching current of gate at time under input vector .
Suppose covers all possible input vectors, we have
where is the ideal value of maximum switching current at . According to (37) and (38), we have (40) Therefore, obtained by this simulation-based algorithm is actually an upper bound of the ideal value when covers all input vectors. In Appendix B, we will use experiments RUNNING TIME to show that relatively small number of input vectors can achieve an upper bound of the ideal value in most cases.
B. Experiment Result
As mentioned before, GA-based algorithm can also be applied to estimate the maximum current of clusters, which is similar to the GA-based algorithm for estimating the maximum current for the whole circuit. Because GA-based algorithm has shown high accuracy in [10] , we employ it as a comparison base in the experiment. In fact, under the special context of sleep transistor sizing, of main concern of estimating is efficiency instead of accuracy. The reason is that in our sizing algorithm, is the coefficient to assign area to sleep transistors [see (34)], and an acceptable accuracy of the estimation is good enough due to the ability to balance switching current between sleep transistors in the DSTN structure.
Shown in Fig. 8 is the comparison between the estimation obtained by GA-based algorithm and simulation-based algorithm. Each point represents an cluster belonging to certain circuit in Table III , and coordinate is the estimated obtained by simulation-based algorithm, and is that of GA-based algorithm. As shown in the figure, most points are located in the area where simulation-based estimation is larger than that of GA-based algorithm, which matches (40). Table III reports the running time for the two algorithms. Obviously, the simulation-based algorithm has a great advantage over the GA based algorithm in terms of speed. In general, it speeds up by two to three orders. Note that the speed of the simulation-based algorithm mainly depends on the number of the input vectors to build . This number is empirically decided and roughly linear to the size of the circuit. The efficiency of the simulation-based algorithm is very important for our sleep transistor sizing algorithm because otherwise it is very time-consuming to handle large size circuits, especially for CBSD, in which the procedure is evoked excessively to minimize .
